

CT
Out D1

1-54. (Previously Cancelled)

55. (Previously Added) A transportable integrated circuit chip test device comprising:
a transportable test box;
a plurality of test boards mounted in said test box; and
a portable power supply in said test box connected to said test boards,
wherein each of said test boards comprises:
sockets adapted to hold integrated circuit chips to be tested while being
transported; and
testing circuitry electrically connected to said sockets.

56. (Previously Added) The device in claim 55, wherein each of said test boards includes visual test failure indicators, such that one of said visual test failure indicators is adjacent each of said sockets.

57. (Previously Added) The device in claim 55, wherein said portable power supply comprises a battery.

58. (Previously Added) The device in claim 55, wherein each of said test boards includes a memory adapted to store test results.

59. (Previously Added) The device in claim 55, wherein each of said test boards includes a known good integrated circuit chip.

60. (Previously Added) The device in claim 59, wherein each of said test boards includes comparators electrically connected to said sockets.

61. (Previously Added) The device in claim 60, wherein said testing circuitry is adapted to supply identical test patterns to said integrated circuit chips to be tested and to said known good integrated circuit chip, and

CT Sub D1
wherein said comparators compare an output generated by said known good integrated circuit chip with outputs generated by said integrated circuit chips to be tested to identify defective integrated circuit chips.

62. (Previously Added) The device in claim 61, wherein said comparators are in parallel to one another such that all comparisons performed by said comparators are made simultaneously.

63. (Previously Added) A transportable integrated circuit chip test device adapted to test application specific integrated circuit (ASIC) chips, said device comprising:

a transportable test box;

a plurality of test boards mounted in said test box; and

a portable power supply in said test box connected to said test boards,

wherein each of said test boards comprises:

sockets adapted to hold ASIC chips to be tested while being transported; and

testing circuitry electrically connected to said sockets, wherein said testing circuitry includes comparators arranged in parallel and electrically connected to said sockets, such that said testing circuitry tests all of said ASIC chips simultaneously, and

wherein said testing circuitry identifies a defective ASIC chip as one having a different output when compared to outputs of the other ASIC chips, when all ASIC chips are supplied with identical inputs.

64. (Previously Added) The device in claim 63 wherein all of said ASIC chips have an identical design.

65. (Previously Added) The device in claim 63, wherein each of said test boards includes visual test failure indicators, such that one of said visual test failure indicators is adjacent each of said sockets.

66. (Previously Added) The device in claim 63, wherein said portable power supply comprises a battery.

CT
pubD1
67. (Previously Added) The device in claim 63, wherein each of said test boards includes a memory adapted to store test results.

68. (Previously Added) The device in claim 63, wherein each of said test boards includes a known good integrated circuit chip.

69. (Previously Added) The device in claim 68, wherein all of said comparators are connected to said known good integrated circuit chip such that any ASIC chips that produce an output different than the output produced by said known good integrated circuit chip is identified as a defective ASIC chip.

70. (Previously Added) The device in claim 63, wherein by comparing whether outputs of all ASIC chips are identical, said testing circuitry does not require a specific proper output that a given input should produce for the specific design of ASIC chip being tested.

71-83. (Previously Cancelled)

84. (Newly Added) An integrated circuit chip test device adapted to test integrated circuit chips, said device comprising:

- a test board;
- sockets on said test board, said sockets being adapted to hold integrated circuit chips to be tested; and
- testing circuitry on said test board electrically connected to said sockets, wherein said testing circuitry includes comparators arranged in parallel and electrically connected to said sockets, such that said testing circuitry tests all of said integrated circuit chips simultaneously, and wherein said testing circuitry identifies a defective integrated circuit chip as one having a different output when compared to outputs of the other integrated circuit chips, when all said integrated circuit chips are supplied with identical inputs.

et 85. (Newly Added) The device in claim 84, wherein all of said integrated circuit chips have an identical design.

86. (Newly Added) The device in claim 84, further comprising visual test failure indicators attached to said test board, such that one of said visual test failure indicators is adjacent each of said sockets.

87. (Newly Added) The device in claim 84, further comprising a memory attached to said test board, said memory being adapted to store test results.

88. (Newly Added) The device in claim 84, further comprising a known good integrated circuit chip attached to said board.

89. (Newly Added) The device in claim 88, wherein all of said comparators are connected to said known good integrated circuit chip such that any integrated circuit chips that produce an output different than the output produced by said known good integrated circuit chip is identified as a defective integrated circuit chip.

90. (Newly Added) The device in claim 84, wherein by comparing whether outputs of all integrated circuit chips are identical, said testing circuitry does not require a specific proper output that a given input should produce for the specific design of the integrated circuit chip being tested.

91. (Newly Added) An integrated circuit chip test device adapted to test integrated circuit chips, said device comprising:

a test board;

sockets on said test board, said sockets being adapted to hold integrated circuit chips to be tested;

testing circuitry on said test board electrically connected to said sockets; and

a golden socket for a known good integrated circuit chip,

CT
wherein said testing circuitry includes comparators arranged in parallel and electrically connected to said sockets, such that said testing circuitry tests all of said integrated circuit chips simultaneously, and

wherein said testing circuitry identifies a defective integrated circuit chip as one having a different output when compared to outputs of the other integrated circuit chips and the output of said known good integrated circuit chip, when all said integrated circuit chips and said known good integrated circuit chip are supplied with identical inputs.

92. (Newly Added) The device in claim 91, wherein all of said integrated circuit chips have an identical design.

93. (Newly Added) The device in claim 91, further comprising visual test failure indicators attached to said test board, such that one of said visual test failure indicators is adjacent each of said sockets.

94. (Newly Added) The device in claim 91, further comprising a memory attached to said test board, said memory being adapted to store test results.

95. (Newly Added) The device in claim 91, wherein all of said comparators are connected to said known good integrated circuit chip such that any integrated circuit chips that produce an output different than the output produced by said known good integrated circuit chip is identified as a defective integrated circuit chip.

96. (Newly Added) The device in claim 91, wherein by comparing whether outputs of all integrated circuit chips are identical, said testing circuitry does not require a specific proper output that a given input should produce for the specific design of the integrated circuit chip being tested.